## Code Generation

## Compiler Architecture



## Code Generation

- The code generation problem is the task of mapping intermediate code to machine code
- Machine Dependent Optimization
- Requirements:
- Correctness
- Efficiency


## Issues

- Input language: intermediate code (optimized or not)
- Target architecture: must be well understood
- Interplay between
- Instruction Selection
- Register Allocation
- Instruction Scheduling


## Example Target: MIPS Assembly Language

- General Characteristics
- Byte-addressable with 4-byte words
- N general-purpose registers
- Three-address instructions: op destination, source1, source2


| 16 | s0 | callee saves |
| :--- | :--- | :--- |
| $\ldots$ | (caller can clobber) |  |
| 23 | s7 |  |
| 24 | t8 | temporary (cont'd) |
| 25 | t9 |  |
| 26 | k0 | reserved for OS kernel |
| 27 | k1 |  |
| 28 | gp | Pointer to global area |
| 29 | sp | Stack pointer |
| 30 | fp | frame pointer |
| 31 | ra | Return Address (HW) |

## Instruction Selection

- There may be a large number of 'candidate' machine instructions for a given IC instruction
- each has own cost and constraints
- cost may be influenced by surrounding context
- different architectures have different needs that must be considered: speed, power constraints, space ...


## Instruction Scheduling

- Choosing the order of instructions to best utilize resources
- Architecture
- RISC (pipeline)
- Vector processing
- Superscalar and VLIW
- Memory hierarchy
- Ordering to decrease memory fetching
- Latency tolerance - doing something when data does have to be fetched


## Register Allocation

- How to best use the bounded number of registers
- Complications:
- Special purpose registers
- Operators requiring multiple registers


## Naive Approach to Code Generation

- Simple code generation algorithm:
- Define a target code sequence for each intermediate code statement type
- Why is this not sufficient?


## Mapping from Intermediate Code

- Simple code generation algorithm:
- Define a target code sequence to each intermediate code statement type

| Intermediate | becomes... | Intermediate | becomes... |
| :---: | :---: | :---: | :---: |
| $\mathrm{a}:=\mathrm{b}$ | Iw \$t0,b sw \$t0,a | $\mathrm{a}:=\mathrm{b}+\mathrm{c}$ | Iw \$t0,b <br> Iw \$t1, c <br> add \$t0,\$t0,\$t1 <br> sw \$t0,a |
| $\mathrm{a}:=\mathrm{b}[\mathrm{c}]$ | $\begin{aligned} & \text { la } \$ \mathrm{t0} 0, \mathrm{~b} \\ & \text { lw } \$ \mathrm{t} 1, \mathrm{c} \\ & \text { add } \$ \mathrm{t0} 0, \$ \mathrm{t0} 0, \$ \mathrm{t} 1 \\ & \text { Iw } \$ \mathrm{t} 0,(\$ \mathrm{t} 0) \\ & \text { sw } \$ \mathrm{to} 0, \mathrm{a} \end{aligned}$ | $\mathrm{a}[\mathrm{b}]:=\mathrm{c}$ | $\begin{aligned} & \text { la \$t0,a } \\ & \text { lw } \$ \mathrm{t} 1, \mathrm{~b} \\ & \text { add \$t0,\$t0,\$t1 } \\ & \text { lw \$t1,c } \\ & \text { sw \$t1,(\$t0) } \end{aligned}$ |

## Mapping from Intermediate Code

Consider the C statement: $a[i]=d[c[k]]$;

| t1 : $=4$ * | Iw \$t0,k | t 4 : $=\mathrm{d}[\mathrm{t} 3]$ | la \$t0, d |
| :---: | :---: | :---: | :---: |
|  | sll \$t0,\$t0,2 |  | lw \$t1,t3 |
|  | sw \$t0, t1 |  | add \$t0,\$t0,\$t1 |
| $\mathrm{t} 2:=\mathrm{c}[\mathrm{t} 1]$ | la \$t0, c |  | lw \$t0,(\$t0) |
|  | lw \$t1,t1 | t5 : $=4$ * i | sw \$t0,t4 |
|  | add $\$ \mathrm{tt}, \$ \mathrm{to}, \$ \mathrm{t} 1$ |  | Iw \$t0, i |
|  | Iw \$t0,(\$t0) |  | sll \$t0,\$t0,2 |
|  | sw \$t0,t2 |  | sw \$t0,t5 |
| t3 : $\mathrm{4}^{*}$ t2 |  | $a[t 5]:=~ t 4$ | la \$t0, a |
|  | sll \$t0,\$t0,2 |  | Iw \$t1,t5 |
|  | sw \$t0,t3 |  | $\begin{aligned} & \text { add } \$ \text { t0, } \$ \mathrm{to} 0, \$ \mathrm{t} 1 \\ & \text { Iw } \$ 11, \mathrm{t} 4 \end{aligned}$ |
|  |  |  | sw \$t1,(\$t0) |

We use 24 instructions (18 load/store +6 arithmetic) and allocate space for five temporaries (but only use two registers).

## Problems with this approach

- Local decisions do not produce good code
- Does not take temporary variables into account
- Get rid of the temporaries (reduce load/store):

```
a[i] = d[c[k]];
la $t0,c
lw $t1,k
sll $t1,$t1,2
add $t0,$t0,$t1 # address of c[k]
lw $t0,($t0)
la $t1,d
sll $t0,$t0,2
add $t1,$t1,$t0 # address of d[c[k]]
lw $t1,($t1)
la $t0,a
Iw $t2,i
sll $t2,$t2,2
add $t0,$t0,$t2 # address of a[i]
sw $t1,($t0)
```


## How to Improve Quality

- Need a way to generate machine code based on past and future use of the data
-Analyze the code
-Use results of analysis


## Representing Intermediate Code: Control Flow Graph - CFG

CFG $=<\mathrm{V}, \mathrm{E}$, Entry >, where
$\mathrm{V}=$ vertices or nodes, representing an instruction or basic block (group of statements).
$E=(V \times V)$ edges, potential flow of control
Entry is an element of V , the unique program entry


## Basic Blocks

A basic block is a sequence of consecutive statements with single entry/single exit:

- Flow of control only enters at the beginning
- Flow of control only leaves at the end
- Variants: single entry/multiple exit, multiple entry/single exit


## Generating CFGs from Intermediate Code

- Partition intermediate code into basic blocks
- Add edges corresponding to control flow between blocks
- Unconditional goto
- Conditional goto - multiple edges
- No goto at end - control passes to first statement of next block


## Partitioning into Basic Blocks

- Input: A sequence of intermediate code statements
- Determine the leaders, the first statements of basic blocks
- The first statement in the sequence is a leader
- Any statement that is the target of a goto (conditional or unconditional) is a leader
- Any statement immediately following a goto (conditional or unconditional) is a leader
- For each leader, its basic block is the leader and all statements up to, but not including, the next leader or the end of the program


## Example Code

(1) $i:=m-1$
(16) $\mathrm{t} 7:=4$ * i
(2) $\mathrm{j}:=\mathrm{n}$
(3) $\mathrm{t} 1:=4^{*} \mathrm{n}$
(4) $\mathrm{v}:=\mathrm{a}[\mathrm{t} 1]$
(17) t8:=4*j
(18) $\mathrm{t} 9:=\mathrm{a}[\mathrm{t} 8]$
(5) $i:=i+1$
(19) $a[t 7]:=t 9$
(6) $\mathrm{t} 2:=4$ *
(7) $\mathrm{t} 3:=\mathrm{a}[\mathrm{t} 2]$
(8) if t3 $<\mathrm{v}$ goto (5)
(9) $\mathrm{j}:=\mathrm{j}-1$
(10) t4:=4*j
(11) $\mathrm{t} 5:=\mathrm{a}[\mathrm{t} 4]$
(12) If $t 5>v$ goto (9)
(13) if $i>=j$ goto (23)
(14) t6 := 4*i
(15) $x:=a[t 6]$
(20) t10:=4 *
(21) $a[t 10]:=x$
(22) goto (5)
(23) $\mathrm{t} 11:=4$ * i
(24) $x:=a[t 11]$
(25) $\mathrm{t} 12:=4$ * i
(26) $\mathrm{t} 13:=4$ * n
(27) $\mathrm{t} 14:=\mathrm{a}[\mathrm{t} 13]$
(28) $a[t 12]:=t 14$
(29) $\mathrm{t} 15:=4$ * n
(30) $a[t 15]:=x$

## Block Leaders

(1) $\mathrm{i}:=\mathrm{m}-1$
(16) t7 := 4 * $i$
(2) $\mathrm{j}:=\mathrm{n}$
(3) $\mathrm{t} 1:=4^{*} \mathrm{n}$
(4) $v:=a[t 1]$
(5) $\mathrm{i}:=\mathrm{i}+1$
(6) $\mathrm{t} 2:=4$ * i
(7) t3:=a[t2]
(8) if t3 $<\mathrm{v}$ goto (5)
(9) $\mathrm{j}:=\mathrm{j}-1$
(10) $\mathrm{t} 4:=4$ * j
(17) t8 $:=4$ * $j$
(18) $\mathrm{t} 9:=\mathrm{a}[\mathrm{t} 8]$
(19) $a[t 7]:=t 9$
(20) t10:=4 $j$
(21) $a[t 10]:=x$
(22) goto (5)
(23) t 11 := 4 *
(24) $x:=a[t 11]$
(11) $\mathrm{t} 5:=\mathrm{a}[\mathrm{t} 4]$
(12) If $t 5>v$ goto (9)
(13) if $i>=j$ goto (23)
(14) $\mathbf{t 6}:=4^{*} \mathbf{i}$
(25) $\mathrm{t} 12:=4$ * i
(26) $\mathrm{t} 13:=4$ * n
(27) $\mathrm{t} 14:=\mathrm{a}[\mathrm{t} 13]$
(28) $a[t 12]:=t 14$
(29) $\mathrm{t} 15:=4$ * n
(15) $x:=a[t 6]$

## Flow Graph

| (1) $i:=m-1$ | (16) t7 : $=4^{*} \mathrm{i}$ |
| :---: | :---: |
| (2) $\mathrm{j}:=\mathrm{n}$ | (17) t8 : $=4$ * j |
| (3) $\mathrm{t} 1:=4 * \mathrm{n}$ | (18) t9 : $=a[t 8]$ |
| (4) $\mathrm{v}:=\mathrm{a}[\mathrm{t} 1]$ | (19) a[t7] : $=$ t9 |
| (5) $\mathrm{i}:=\mathrm{i}+1$ | (20) $\mathrm{t} 10:=4$ \% |
| (6) $\mathrm{t} 2:=4$ * | (21) $a[t 10]:=x$ |
| (7) t3 : $=a[t 2]$ | (22) goto (5) |
| (8) if t $3<\mathrm{v}$ goto (5) | (23) $\mathbf{t 1 1}:=4 * i$ |
| (9) $\mathrm{j}:=\mathrm{j}-1$ | (24) $x:=a[t 11]$ |
| (10) $\mathrm{t} 4:=4$ * | (25) t12:= ${ }^{\text {* }} \mathrm{i}$ |
| (11) t5 : $=a[t 4]$ | (26) $\mathrm{t} 13:=4$ * |
| (12) If $t 5>v$ goto (9) | (27) t14 := a[t13] |
| (13) if $i>=j$ goto (23) | (28) a[t12] : $=\mathrm{t} 14$ |
| (14) t : $:=4^{*} \mathrm{i}$ | (29) t15 : $=4$ * $n$ |
| (15) $\mathrm{x}:=\mathrm{a}[\mathrm{t} 6]$ | (30) $a[115]:=x$ |

## Instruction Scheduling

- Choosing the order of instructions to best utilize resources (CPU, registers, ...)
- Consider RISC pipeline architecture:

|  |  |  |  |  |  |  | IF - Instruction Fetch <br> ID - Instruction Decode <br> EX - Execute <br> MA - Memory access <br> WB - Write back |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IF | ID | EX | MA | WB |  |  |  |
|  | IF | ID | EX | MA | WB |  |  |
|  |  | IF | ID | EX | MA | WB |  |
|  |  |  |  |  |  |  |  |

## Hazards

1. Structural hazards - machine resources limit overlap
2. Data hazards - output of instruction needed by later instruction
3. Control hazards - branching

Pipeline stalls!

## Data Hazards

Memory latency:

| Iw R1,0(R2) | IF | ID | EX | MA | WB |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |
| add $\mathrm{R} 3, R 1, R 4$ |  |  |  |  |  |  |  |

Can't add until register R1 is loaded.

## Structural Hazards

Instruction latency:


Assumes floating point ops take 2 execute cycles

## Dealing with Data Hazards

- Typical solution is to re-order statements
- To do this without changing the outcome, need to understand the relationship (dependences) between statements

| addf R3,R1,R2 | IF | ID | EX | EX | MA | WB |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| add R5,R5,R6 |  | IF | ID | EX | MA | WB |  |  |
| addf R3,R3,R4 |  |  | IF | ID | EX | EX | MA | WB |

## Instruction Scheduling

- Many operations have non-zero latencies
- Execution time is order-dependent
- Assumed latencies (conservative):

| Operation | Cycles |
| :--- | :--- | :--- |
| load | 3 |
| store | 3 |
| loadl | 1 |
| add | 1 |
| mult | 2 |
| fadd | 1 |
| fmult | 2 |
| shift | 1 |
| branch | 0 to 8 |

## $w \leftarrow w^{*} 2^{*} x^{*} y^{*} z$

- Schedule 1

| 1 | Iw | \$t0,w |
| :---: | :---: | :---: |
| 4 | add | \$t0,\$t0,\$t0 |
| 5 | Iw | \$t1, x |
| 8 | mult | \$t0,\$t0,\$t1 |
| 9 | Iw | \$t1, y |
| 12 | mult | \$t0,\$t0,\$t1 |
| 13 | Iw | \$t1,z |
| 16 | mult | \$t0,\$t0,\$t1 |
| 18 | sw | \$t0,w |

done at time 21

- Schedule 2
1 lw \$t0,w
2 Iw \$t1,x
3 lw \$t2,y

4 add \$t0,\$t0,\$t0
5 mult \$t0,\$t0,\$t1
6 Iw \$t1,z
7 mult \$t0,\$t0,\$t2
9 mult $\$ \mathrm{t} 0, \$ \mathrm{to}, \$ \mathrm{t} 1$
sw \$t0,w
done at time 14

Issue time

## Control Hazards

## Branch instruction



Stall if branch is made

## Branch Scheduling

- Problem:
- Branches often take some number of cycles to complete, creating delay slots
- Can be a delay between a compare b and its associated branch
- Even unconditional branches have delay slots
- A compiler will try to fill these delay slots with valid instructions (rather than nop)


## Example

- Assume loads take 2 cycles and branches have a delay slot
- 7 cycles
- Can look at the dependencies between the statements and move a statement

| Instruction | Start Time |
| :--- | :--- |
| Iw \$t2,4(\$t1) | 1 |
| lw \$t3,8(\$t1) | 2 |
| add \$t4, \$t2, \$t3 | 4 |
| add \$t5, \$t2,1 | 5 |
| b L1 | 6 |
| nop | 7 | into the delay slot



## Example

- 5 cycles filling delay slots

| Instruction | Start Time |
| :--- | :--- |
| Iw $\$ \mathrm{t} 2,4(\$ \mathrm{t} 1)$ | 1 |
| Iw $\$ \mathrm{t} 3,8(\$ \mathrm{t} 1)$ | 2 |
| add $\$ \mathrm{t} 5, \$ \mathrm{t} 2,1$ | 3 |
| b L1 | 4 |
| add $\$ \mathrm{t} 4, \$ \mathrm{t} 2, \$ \mathrm{t} 3$ | 5 |

## Register Allocation

How to best use the bounded number of registers.

- Reducing load/store operations
- What are best values to keep in registers?
- When can we 'free' registers?

Complications:

- special purpose registers
- operators requiring multiple registers


## Register Allocation Algorithms

- Local (basic block level):
- Basic - using liveness information
- Register Allocation using graph coloring
- Global (CFG)
- Need to use global liveness information


## Basic Code Generation

- Deal with each basic block individually
- Compute liveness information for the block
- Using liveness information, generate code that uses registers as well as possible
- At end, generate code that saves any live values left in registers


## Concept: Variable Liveness

- For some statement $s$, variable $x$ is live if
- there is a statement $t$ that uses $x$
- there is a path in the CFG from $s$ to $t$
- there is no assignment to $x$ on some path from $s$ to $t$
- A variable is live at a given point in the source code if it could be used before it is defined
- Liveness tells us whether we care about the value held by a variable


## Example: When Is a Live?

$$
\begin{aligned}
& \mathrm{a}:=\mathrm{b}+\mathrm{c} \\
& \hline \mathrm{t} 1:=\mathrm{a} * \mathrm{a} \\
& \mathrm{~b}:=\mathrm{t} 1+\mathrm{a} \\
& \mathrm{c}:=\mathrm{t} 1 \text { * } \mathrm{b} \\
& \mathrm{t} 2:=\mathrm{c}+\mathrm{b} \\
& \mathrm{a}:=\mathrm{t} 2+\mathrm{t} 2 \\
& \hline \text { Assume live } \\
& \text { after this basic block }
\end{aligned}
$$

## Example: When Is b Live?



Assume a,b and c are used after this basic block

## Computing Live Status in Basic Blocks

- Input: A basic block
- Output: For each statement, set of variables live after the statement
- Initially all non-temporary variables go into live set (L)
- for $\mathrm{i}=$ last statement to first statement:

For statement i: x := y op z

1. Attach $L$ to statement $i$
2. Remove $x$ from set $L$
3. Add $y$ and $z$ to set $L$

## Example

$$
\begin{array}{ll}
\mathrm{a}:=\mathrm{b}+\mathrm{c} & \text { live }=\{ \} \\
\mathrm{t} 1:=\mathrm{a} * \mathrm{a} & \text { live }=\{ \} \\
\mathrm{b}:=\mathrm{t} 1+\mathrm{a} & \text { live }=\{ \} \\
\mathrm{c}:=\mathrm{t} 1^{*} \mathrm{~b} & \text { live }=\{ \} \\
\mathrm{t} 2:=\mathrm{c}+\mathrm{b} & \text { live }=\{ \} \\
\mathrm{a}:=\mathrm{t} 2+\mathrm{t} 2 & \text { live }=\{ \} \\
& \text { live }=\{a, b, c\}
\end{array}
$$

## Example Answers

$$
\begin{array}{ll} 
& \text { live }=\{ \} \\
a:=b+c & \text { live }=\{ \} \\
\mathrm{t} 1:=\mathrm{a} * a & \\
\mathrm{~b}:=\mathrm{t} 1+\mathrm{a} & \text { live }=\{ \} \\
\mathrm{c}:=\mathrm{t} 1 \text { * } \mathrm{b} & \text { live }=\{ \} \\
\mathrm{t} 2:=\mathrm{c}+\mathrm{b} & \text { live }=\{ \} \\
\mathrm{a}:=\mathrm{t} 2+\mathrm{t} 2 & \text { live }=\{b, c, \mathrm{t} 2\} \\
& \text { live }=\{a, b, c\}
\end{array}
$$

## Example Answers

$$
\begin{array}{ll}
a:=b+c & \text { live }=\{ \} \\
\mathrm{t} 1:=\mathrm{a} * a & \text { live }=\{ \} \\
\mathrm{b}:=\mathrm{t} 1+\mathrm{a} & \text { live }=\{ \} \\
\mathrm{c}:=\mathrm{t} 1 \text { * } \mathrm{b} & \text { live }=\{ \} \\
\mathrm{t} 2:=\mathrm{c}+\mathrm{b} & \text { live }=\{b, c\} \\
\mathrm{a}:=\mathrm{t} 2+\mathrm{t} 2 & \text { live }=\{b, c, \mathrm{t} 2\} \\
& \text { live }=\{a, b, c\}
\end{array}
$$

## Example Answers

$$
\begin{array}{ll}
a:=b+c & \text { live }=\{ \} \\
\mathrm{t} 1:=\mathrm{a} * a & \text { live }=\{ \} \\
\mathrm{b}:=\mathrm{t} 1+\mathrm{a} & \text { live }=\{ \} \\
\mathrm{c}:=\mathrm{t} 1 * \mathrm{~b} & \text { live }=\{b, \mathrm{t} 1\} \\
\mathrm{t} 2:=\mathrm{c}+\mathrm{b} & \text { live }=\{b, c\} \\
\mathrm{a}:=\mathrm{t} 2+\mathrm{t} 2 & \text { live }=\{b, c, \mathrm{t} 2\} \\
& \text { live }=\{a, b, c\}
\end{array}
$$

## Example Answers

$$
\begin{array}{ll}
a:=b+c & \text { live }=\{ \} \\
\mathrm{t} 1:=\mathrm{a} * a & \text { live }=\{ \} \\
\mathrm{b}:=\mathrm{t} 1+\mathrm{a} & \text { live }=\{a, \mathrm{t} 1\} \\
\mathrm{c}:=\mathrm{t} 1 * \mathrm{~b} & \text { live }=\{b, \mathrm{t} 1\} \\
\mathrm{t} 2:=\mathrm{c}+\mathrm{b} & \text { live }=\{b, \mathrm{c}\} \\
\mathrm{a}:=\mathrm{t} 2+\mathrm{t} 2 & \text { live }=\{b, c, \mathrm{t} 2\} \\
& \text { live }=\{a, b, c\}
\end{array}
$$

## Example Answers

$$
\begin{array}{ll}
a:=b+c & \text { live }=\{ \} \\
\mathrm{t} 1:=\mathrm{a} * \mathrm{a} & \text { live }=\{a\} \\
\mathrm{b}:=\mathrm{t} 1+\mathrm{a} & \text { live }=\{a, \mathrm{t} 1\} \\
\mathrm{c}:=\mathrm{t} 1 * \mathrm{~b} & \text { live }=\{b, \mathrm{t} 1\} \\
\mathrm{t} 2:=\mathrm{c}+\mathrm{b} & \text { live }=\{b, \mathrm{c}\} \\
\mathrm{a}:=\mathrm{t} 2+\mathrm{t} 2 & \text { live }=\{b, c, \mathrm{t} 2\} \\
& \text { live }=\{a, b, c\}
\end{array}
$$

## Example Answers

$$
\begin{array}{ll} 
& \text { live }=\{b, c\} \\
\mathrm{a}:=\mathrm{b}+\mathrm{c} & \leftarrow \text { what does this mean? } \\
\mathrm{t} 1:=\mathrm{a} * \mathrm{a} & \text { live }=\{a\} \\
\mathrm{b}:=\mathrm{t} 1+\mathrm{a} & \text { live }=\{a, \mathrm{t} 1\} \\
\mathrm{c}:=\mathrm{t} 1^{*} \mathrm{~b} & \text { live }=\{\mathrm{b}, \mathrm{t} 1\} \\
\mathrm{t} 2:=\mathrm{c}+\mathrm{b} & \text { live }=\{\mathrm{b}, \mathrm{c}\} \\
\mathrm{a}:=\mathrm{t} 2+\mathrm{t} 2 & \text { live }=\{\mathrm{b}, \mathrm{c}, \mathrm{t} 2\} \\
& \text { live }=\{a, \mathrm{~b}, \mathrm{c}\}
\end{array}
$$

## Basic Code Generation

- Deal with each basic block individually
- Compute liveness information for the block
- Using liveness information, generate code that uses registers as well as possible
- At end, generate code that saves any live values left in registers


## Basic Code Generation

- Idea: Deal with the instructions from beginning to end. For each instruction,
- Use registers whenever possible
- A non-live value in a register can be discarded, freeing that register
- Data Structures:
- Register descriptor - register status (empty, full) and contents (one or more "values")
- Address descriptor - the location (or locations) where the current value for a variable can be found (register, stack, memory)


## Instruction type: x := y op z

- Choose $R_{x}$, the register where the result ( $x$ ) will be kept
- If $y$ (or $z$ ) is the only variable in a register $t$ and not live after the statement, choose $R_{x}=t$
- Else if there is a free register $t$, choose $R_{x}=t$
- Else must free up a register for $\mathrm{R}_{\mathrm{x}}$
- Find $R_{y}$. If $y$ is not in a register, generate load into a free register (or $\mathrm{R}_{\mathrm{x}}$ )
- Find $R_{z}$. If $z$ is not in a register, generate load into a free register (can use $R_{x}$ if not used by $y$ )
- Generate: OP $R_{x}, R_{y}, R_{z}$


## Instruction type: $\mathbf{x}:=\mathrm{y}$ op $\mathbf{z}$

- Update information about the current location of $x$
- Update information for the register holding $x$
- If $y$ and/or $z$ are not live after this instruction, update register and address descriptors accordingly


## Example Code

$$
\begin{array}{ll}
a:=b+c & \text { live }=\{b, c\} \\
t 1:=a * a & \text { live }=\{a\} \\
b:=t 1+a & \text { live }=\{a, t 1\} \\
c:=t 1 * b & \text { live }=\{b, t 1\} \\
t 2:=c+b & \text { live }=\{b, c\} \\
a:=t 2+t 2 & \text { live }=\{b, c, t 2\} \\
& \text { live }=\{a, b, c\}
\end{array}
$$

## Code Generation Example

- Initially

Three Registers: ( -; -; -) all empty
Current values: (a;b;c;t1;t2) = (m;m;m;-;-)

- Instruction 1: $\mathrm{a}:=\mathrm{b}+\mathrm{c}$, Live $=\{\mathrm{a}\}$
$R_{a}=\$ t 0, R_{b}=\$ t 0, R_{c}=\$ t 1$
- lw \$t0,b
- lw \$t1, c Don't need to keep track
- add \$t0, \$t0, \$tI Registers: (a;-;-) current values: (\$t0;-;-;-;-;)


## Code Generation Example

- Instruction 2: $\mathrm{t} 1:=\mathrm{a}$ * a , Live $=\{\mathrm{a}, \mathrm{t} 1\}$ $R_{t 1}=\$ t 1$ (since a is live after instruction) mul $\$ \mathrm{t} 1, \$ \mathrm{t0}$,\$t0 Registers: (a;t1;-) current values: (\$t0;-;-;;\$1;-)
- Instruction 3: $\mathrm{b}:=\mathrm{t} 1+\mathrm{a}$, Live $=\{\mathrm{b}, \mathrm{t} 1\}$ Since $a$ is not live after instruction, $R_{b}=\$ t 0$ add $\$$ t0, $\$ \mathrm{t} 1, \$ \mathrm{t} 0$

Registers: (b;11;-) current values: (-;\$t0;-;\$t1;-)

## Code Generation Example

- Instruction 4: $\mathrm{c}:=\mathrm{t} 1$ * b , Live $=\{\mathrm{b}, \mathrm{c}\}$ Since $t 1$ is not live after instruction, $R_{c}=\$ t 1$ mul $\$ \mathrm{t} 1, \$ \mathrm{t} 1, \$ \mathrm{t} 0$

Registers: (b;c;-) current values: (-;\$t0;\$t1;-;-)

- Instruction 5: t2 := c + b, Live = \{b,c,t2\}
$\mathrm{R}_{\mathrm{t} 2}=\$ \mathrm{t} 2$
add $\$ \mathrm{t} 2, \$ \mathrm{t} 1, \$ \mathrm{t} 0$
Registers: (b;c;t2)
current values: (-;\$t0;\$t1;-;\$t2)


## Code Generation Example

- Instruction 6: $\mathrm{a}:=\mathrm{t} 2+\mathrm{t} 2$, Live $=\{\mathrm{a}, \mathrm{b}, \mathrm{c}\}$
$\mathrm{R}_{\mathrm{a}}=\$ \mathrm{t} 2$
add $\$ \mathrm{t} 2, \$ \mathrm{t} 2, \$ \mathrm{t} 2$
Registers: (b;c;a) current values: (\$t2;\$t0;\$t1;-;-)
- Since end of block, move live variables:
sw \$t2,a
sw \$t0,b
sw \$t1,c
all registers available
all live variables moved to memory


## Generated code

$$
\begin{aligned}
& \text { lw } \$ t 0, b \\
& \text { lw } \$ t 1, c \\
& \text { add } \$ t 0, \$ \\
& \text { mul } \$ t 1,\{ \\
& \text { add } \$ t 0, \$ \\
& \text { mul } \$ t 1, \\
& \text { add } \$ t 2, \\
& \text { add } \$ t 2, \\
& \text { sw } \$ t 2, a \\
& \text { sw } \$ t 0, b \\
& \text { sw } \$ t 1, c
\end{aligned}
$$

$$
\text { add } \$ \mathrm{t} 0, \$ \mathrm{t} 0, \$ \mathrm{t} 1
$$

$$
\text { mul } \$ \mathrm{t} 1, \$ \mathrm{t} 0, \$ \mathrm{t} 0
$$

$$
\text { add } \$ t 0, \$ t 1, \$ t 0
$$

$$
\text { mul } \$ t 1, \$ t 1, \$ t 0
$$

$$
\text { add } \$ \mathrm{t} 2, \$ \mathrm{t} 1, \$ \mathrm{t} 0
$$

$$
\text { add } \$ \mathrm{t} 2, \$ \mathrm{t} 2, \$ \mathrm{t} 2
$$

$$
a:=b+c
$$

$$
\mathrm{t} 1:=\mathrm{a}^{*} \mathrm{a}
$$

$$
b:=t 1+a
$$

$$
\mathrm{c}:=\mathrm{t} 1^{*} \mathrm{~b}
$$

$$
\mathrm{t} 2:=\mathrm{c}+\mathrm{b}
$$

$$
\mathrm{a}:=\mathrm{t} 2+\mathrm{t} 2
$$

Cost $=16$
How does this compare to naive approach?

## Improving Efficiency

- Liveness information allows us to keep values in registers if they will be used later (efficiency)
- Why do we assume all variables are live at the end of blocks? Can we do better?
- Why do we need to save live variables at the end? We might have to reload them in the next block.


## Register Allocation with Graph Coloring

- Local register allocation - graph coloring problem
- Uses liveness information
- Allocate K registers where each register is associated with one of the K colors


## Graph Coloring

- The coloring of a graph $G=(V, E)$ is a mapping $C$ : $V \rightarrow S$, where $S$ is a finite set of colors, such that if edge vw is in $E, C(v)<>C(w)$
- Problem is NP (for more than 2 colors) $\rightarrow$ no polynomial time solution
- Fortunately there are approximation algorithms


## Coloring a Graph with K Colors



No color for this node

## Register Allocation and Graph K-Coloring

$K=$ number of available registers
$G=(V, E)$ where

- Vertex set $V=\left\{V_{s} \mid s\right.$ is a program variable $\}$
- Edge $\mathrm{V}_{\mathrm{s}} \mathrm{V}_{\mathrm{t}}$ in E if s and t can be live at the same time
G is an 'interference graph'


## Algorithm: K Registers

1. Compute liveness information for the basic block. Assume, that every live variable will be stored in a register.
2. Create interference graph G - one node for each variable, an edge connecting any two variables alive simultaneously

## Example Interference Graph

$$
\begin{array}{ll}
\mathrm{a}:=\mathrm{b}+\mathrm{c} & \{\mathrm{~b}, \mathrm{c}\} \\
\mathrm{t} 1:=\mathrm{a} * \mathrm{a} & \{\mathrm{a}\} \\
\mathrm{b}:=\mathrm{t} 1+\mathrm{a} & \{\mathrm{t} 1, \mathrm{a}\} \\
\mathrm{c}:=\mathrm{t} 1 * \mathrm{~b} & \{\mathrm{~b}, \mathrm{t} 1\} \\
\mathrm{t} 2:=\mathrm{c}+\mathrm{b} & \{\mathrm{~b}, \mathrm{c}\} \\
\mathrm{a}:=\mathrm{t} 2+\mathrm{t} 2 & \{\mathrm{~b}, \mathrm{c}, \mathrm{t} 2\} \\
& \{\mathrm{a}, \mathrm{~b}, \mathrm{c}\}
\end{array}
$$

## Algorithm: K Registers

3. Simplify - For any node $m$ with fewer than $K$ neighbors, remove it from the graph and push it onto a stack. If G - m can be colored with K colors, so can G . If we reduce the entire graph, goto step 5.
4. Spill - If we get to the point where we are left with only nodes with degree >=K, mark some node for potential spilling. Remove and push onto stack. Back to step 3.

## Choosing a Spill Node

## Potential criteria:

- Random
- Most neighbors
- Longest live range (in code)
- with or without taking the access pattern into consideration


## Algorithm: K Registers

5. Assign colors - Starting with empty graph, rebuild graph by popping elements off the stack, putting them back into the graph and assigning them colors different from neighbors. Potential spill nodes may or may not be colorable.

- Process may require iterations and rewriting of some of the code to create more temporaries


## Rewriting the Code

- Want to be able to remove some edges in the interference graph
- write variable to memory earlier
- compute/read in variable later
- Not all live variables will be stored in registers all the time.


## Back to example

$$
\begin{array}{ll}
\mathrm{a}:=\mathrm{b}+\mathrm{c} & \{\mathrm{~b}, \mathrm{c}\} \\
\mathrm{t} 1:=\mathrm{a} * \mathrm{a} & \{\mathrm{a}\} \\
\mathrm{b}:=\mathrm{t} 1+\mathrm{a} & \{\mathrm{t} 1, \mathrm{a}\} \\
\mathrm{c}:=\mathrm{t} 1^{*} \mathrm{~b} & \{\mathrm{~b}, \mathrm{t} 1\} \\
\mathrm{t} 2:=\mathrm{c}+\mathrm{b} & \{\mathrm{~b}, \mathrm{c}\} \\
\mathrm{a}:=\mathrm{t} 2+\mathrm{t} 2 & \{\mathrm{~b}, \mathrm{c}, \mathrm{t} 2\} \\
& \{\mathrm{a}, \mathrm{~b}, \mathrm{c}\}
\end{array}
$$

## Example, k = 3

## Assume k = 3



## Example

## Assume k = 3



## Example

Assume k = 3


## Example

## Assume k = 3



## Example

## Assume k = 3



## Rebuild the graph

Assume k = 3


t2

## Example

Assume k = 3


## Example

Assume k = 3


## Example

## Assume k = 3



## Example

Assume k = 3


## Back to example

$$
\begin{aligned}
& \text { lw } \$ \mathrm{t} 1, \mathrm{~b} \\
& \text { lw } \$ \mathrm{t} 2, \mathrm{c} \\
& \text { add } \$ \mathrm{t} 0, \$ \mathrm{t} 1, \$ \mathrm{t} 2 \\
& \text { mul } \$ \mathrm{t} 2, \$ \mathrm{t} 0, \$ \mathrm{t} 0 \\
& \text { add } \$ \mathrm{t} 1, \$ \mathrm{t} 2, \$ \mathrm{t} 0 \\
& \text { mul } \$ \mathrm{t} 2, \$ \mathrm{t} 2, \$ \mathrm{t} 1 \\
& \text { add } \$ \mathrm{t} 0, \$ \mathrm{t} 2, \$ \mathrm{t} 1 \\
& \text { add } \$ \mathrm{t} 0, \$ \mathrm{t} 0, \$ \mathrm{t} 0 \\
& \text { sw } \$ \mathrm{t} 0, \mathrm{a} \\
& \text { sw } \$ \mathrm{t} 1, \mathrm{~b} \\
& \text { sw } \$ \mathrm{t} 2, \mathrm{c}
\end{aligned}
$$

Generated code: Basic

```
lw $t0,b
lw $t1,c
add $t0,$t0,$t1
mul $t1,$t0,$t0
add $t0,$t1,$t0
mul $t1,$t1,$t0
add $t2,$t1,$t0
add $t2,$t2,$t2
sw $t2,a
sw $t0,b
sw $t1,c
```


## Generated Code: Coloring

lw $\$ \mathrm{t} 1, \mathrm{~b}$
lw \$t2,c
add \$t0,\$t1,\$t2
mul $\$ \mathrm{t} 2, \$ \mathrm{t} 0, \$ \mathrm{t0}$
add $\$ \mathrm{t} 1, \$ \mathrm{t} 2, \$ \mathrm{t} 0$
mul \$t2,\$t2,\$t1
add \$t0,\$t2,\$t1
add \$t0, \$t0, \$t0
sw \$t0,a
sw \$t1,b
sw \$t2, c

## Example, k=2

## Assume k = 2



Remove bas spill

## Example

Assume k $=2$


Remove t1

## Example

## Assume k = 2



Remove a

## Example

## Assume k = 2



Remove c

## Example

## Assume k = 2

t2
c
a
Remove t2

## Example

## Assume k = 2

Can flush b out to memory, creating a
 smaller window

## After Spilling b:

$$
\begin{array}{ll}
\mathrm{a}:=\mathrm{b}+\mathrm{c} & \{\mathrm{~b}, \mathrm{c}\} \\
\mathrm{t} 1:=\mathrm{a} * \mathrm{a} & \{\mathrm{a}\} \\
\mathrm{b}:=\mathrm{t} 1+\mathrm{a} & \{\mathrm{t} 1, \mathrm{a}\} \\
\mathrm{c}:=\mathrm{t} 1^{*} \mathrm{~b} & \{\mathrm{~b}, \mathrm{t} 1\} \\
\mathrm{b} \text { to memory } \\
\mathrm{t} 2:=\mathrm{c}+\mathrm{b} & \{\mathrm{~b}, \mathrm{c}\} \\
\mathrm{a}:=\mathrm{t} 2+\mathrm{t} 2 & \{\mathrm{c}, \mathrm{t} 2\} \\
& \{\mathrm{a}, \mathrm{c}\}
\end{array}
$$



## After Spilling b:



## After Spilling b:



Have to choose c as a potential spill node.

## After Spilling b:



## After Spilling b:



## After Spilling b:



## Now Rebuild:



## Now Rebuild:



## Now Rebuild:



## Now Rebuild:



Fortunately, there is a color for c

## Now Rebuild:

| a | to |
| :---: | :---: |
| b | to |
| c | t 1 |
| t 1 | t 1 |
| t 2 | to |



The graph is 2-colorable now

## The Code

| $\mathrm{a}:=\mathrm{b}+\mathrm{c}$ |  | $\begin{aligned} & \text { lw } \$ t 0, b \\ & \text { lw } \$ t 1, c \end{aligned}$ |
| :---: | :---: | :---: |
|  | a to |  |
| $\begin{aligned} & \mathrm{t} 1:=\mathrm{a} * \mathrm{a} \\ & \mathrm{~b}:=\mathrm{t} 1+\mathrm{a} \end{aligned}$ | b t0 | add \$t0,\$t0,\$t1 |
|  | c c t1 | add \$t0, \$t1, \$t0 |
| $\mathrm{c}:=\mathrm{t} 1^{*} \mathrm{~b}$ | t1 t 1 | mul \$t1, \$t1,\$t0 |
| t2 : = c + b | t2 t0 | sw \$t0, b |
| $\mathrm{a}:=\mathrm{t} 2+\mathrm{t} 2$ |  | add \$t0, \$t1, \$t0 |
|  |  | add \$t0, \$t0, \$t0 |
|  |  | sw \$t0,a |
|  |  | sw \$t1, c |

