




Pipeline Architecture

RISC


Pipelined vs Serial Processing

- Independent tasks with independent hardware
- No repetitions during the process



Instruction Machine Cycle

- Every instruction must go through the same stages



- Instruction may not require all the stages, but must execute the all, with empty clock cycles if needed

Register-type Instructions




Store Instruction




Load Instruction



Branch & Jump Instructions




Hardware Resource Usage



- ⌚ Independent resources in all stages of execution
 - IF – writing IR, Incrementing PC,
 - ID – register decoding
 - EX – operation with ALU
 - MEM – reading or writing the memory
 - WB – writing final result to register file
- ⌚ At any moment all resources are being used
- ⌚ At any moment several instructions are processed



Pipelined Processing Performance



- Every clock cycle one instruction is finished (effectively)
- Speed-up (compared to serial processing) is proportional to the number of stages in machine cycle
 - (e.g. 5 staged = 5 times faster)

Structural Hazard (Resource Conflict)

- ⌚ Competition for hardware resources between two instructions in a pipeline
 - ⌚ (e.g. access to the same memory: IF and MEM)




Structural Hazard Solution

⌚ Hardware duplication

- ⌚ e.g. independent program (IF) and data (MEM) memory block (Harvard Architecture)


⌚ Pipeline stall

- ⌚ simplest and some cases necessary, but always brings performance drop



Data Hazard


- ➊ Attempt to use register content violating the register modification order
 - ➋ Data hazards are very common – stall is wrong solution



Data Hazard Solution

⌚ Forwarding

- ⌚ using up-to-date results directly from earlier execution stages, without waiting for final register update





Code Optimization

- ⌚ Data hazards can be effectively eliminated by code optimization (by *optimizing compilers*)
- ⌚ Architecture dependent or independent optimization

e.g. swapping two element of a table:

X[k] i X[k+1]

Register R3 contains address of X[k] table element

Before:



```
lw R1,0(R3)    * R1      = X[k]
lw R2,4(R3)    * R2      = X[k+1]
sw R2,0(R3)    * X[k]    = R2
sw R1,4(R3)    * X[k+1]= R1
```

After:

```
lw R1,0(R3)    * R1      = X[k]
lw R2,4(R3)    * R2      = X[k+1]
sw R1,4(R3)    * X[k+1]= R1
sw R2,0(R3)    * X[k]    = R2
```


Control Hazard

- Every branch (or jump) breaks instruction sequence
- Conditional branch (or jump) delay the moment of next instruction execution until the condition is evaluated
- Pipeline processor may allow some "uncertain" instructions to be fetched and processed and invalidated if necessary




Delayed Branch

- Instructions between the branch and the target, that entered the pipeline (in delay slot), will be executed unconditionally
 - Instruction in delay branch slot must be chosen carefully (useful or at least harmless - NOP)



Branch History Table

- BHT contains addresses of recently executed branches and their last target – during IF stage the branch and the target can be identified just in time
- Conditional branch validates the entry in BHT – the target instruction may be invalidated if necessary
- Unsuccessful predictions are limited to starts and ends of program loops






Pipelined Processing Summary

- ⦿ Idea: 1 instruction / clock cycle (CPI)
- ⦿ Instruction machine cycle is the same (5 stages long), but effective CPI is 1
- ⦿ Hazards (resource, data, control) lower the pipeline performance: $CPI > 1$
- ⦿ Several instructions are always processed at a time
- ⦿ All hardware resources are used at a time (almost)
- ⦿ Software optimization is crucial to pipelined processing


Starting point: *Single-Cycle Arch.*

- ⌚ Data flow can be clearly identified (but asynchronous)
- ⌚ Independent stages and independent hardware



Pipelined Architecture


- ⌚ Intermediate registers to synchronize the data flow




Pipelined Hardware Implications

- ⌚ Hardware complexity – resource duplication (adders, memory) to avoid structural hazards
- ⌚ Introduction of "long" intermediate registers to synchronize data flow between stages of instruction execution
- ⌚ Instructions can use any resources only one time, more complex tasks (with reuse of resources) are impossible
- ⌚ Instruction list and functionality is reduced (RISC) – simple addressing modes - Load/Store architecture
- ⌚ Performance increase is achieved at the cost of having simpler instructions – programs (machine code) must be longer
- ⌚ Control unit implementation is simple – a consequence of reduced instruction set


Load Word (LW) – demonstration (1)




LW (2)




LW (3)



LW (4)




LW (5)




Register Update Correction (LW, R-type)

- Instruction must "carry" the register number to be modified through the whole pipeline




LW – Resource Utilization Example


- Resource utilization in all 5 stages of execution




SW (3)





SW (4)




SW (5) – „Empty cycle”




2 instructions – Demonstration




LW / SUB (1)




LW / SUB (2)




LW / SUB (3)




LW / SUB (4)




LW / SUB (5)



LW / SUB (6)



Control Signals in Pipelined Arch.






Pipelined Architecture Control


- ⦿ Control is simple – no reuse of hardware resources
- ⦿ All control signals must be developed in decode stage
- ⦿ Control unit implementation is combinatorial – all signals can be described with a truth table
(similar to Single-Cycle)
- ⦿ Control signals must be application must be distributed over several stages of instruction execution
(similar to Multi-Cycle)
- ⦿ Instruction must "carry" the control signals through the pipeline and use them selectively

Control Signals Distribution

	EX			MEM			WB	
	RegDst	ALUop	ALUSrc	Branch	Mem Read	Mem Write	Reg Write	MemTo Reg
R-type	1	10	0	0	0	0	1	0
lw	0	00	1	0	1	0	1	1
sw	X	00	1	0	0	1	0	X
beq	X	01	0	1	0	0	0	X



Minimal Pipelined Architecture




Instructions in a Pipeline – Example


- ⌚ Important Assumption:
 - ⌚ no hazards (structural, data, control)

lw	R10 , 20 (R1)
sub	R2 , R3 , R11
and	R4 , R5 , R12
or	R6 , R7 , R13
add	R8 , R9 , R14


Pipeline (1)




Pipeline (2)




Pipeline (3)




Pipeline (4)




Pipeline (5)




Pipeline (6)



Pipeline (7)



Pipeline (8)



Pipeline (9)

