

Adding Your Own Peripheral



This material exempt per Department of Commerce license exception TSU

Objectives

After completing this module, you will be able to:

- Describe the basic PLB bus transactions
- Differentiate between free- and evaluation-based IP delivered in the EDK
- Identify the requirements for integrating your Peripheral
- List the steps involved in creating and importing peripherals using Create/Import IP wizard
- Identify the limitations of creating peripherals with the wizard



Outline

PLB Bus and Interfacing

- XPS Directory Structure
- XPS Peripheral Device Files
- IP Delivery in the EDK
- Create and Import Peripheral Wizard



Overview

- Peripherals are connected to the microprocessor by using the data and address buses
- Xilinx has implemented the IBM CoreConnect bus architecture
- Processor Local Bus (PLB) version 4.6 of the CoreConnect bus architecture is designed for easy connection of on-chip peripheral devices
- Any custom peripheral that connects to the PLB bus must do the following:
 - Meet the principles of the PLB protocol
 - Meet the requirements of the Platform Generator
 - This allows you to take advantage of the simple automated flow that generates system-level architecture



Features

- Platform Generator supports the following features of the PLB v4.6 for PLB peripherals:
 - 32-bit address bus
 - 32, 64, or 128-bit data width
 - Selectable shared bus or point-to-point interconnect topology
 - Point-to-point optimization available for one master, 1 slave configuration
 - Point-to-point topology supports 0 cycle latency via arbitration removal
 - Selectable address pipelining support (2 level only)
 - Watchdog timer for address phase request timeout generation
 - Dynamic master request priority based arbitration
 - Vectored resets and address/qualifier registers



Transactions

- PLB_Size communicates information about transaction data width, type, and length, as shown below
 - "0000": single data beat, PLB_BE indicates number of bytes
 - "0001":4-word cache line
 - "0010": 8-word cache line
 - "0011": 16-word cache line
 - "0100"-"0111" and "1110"-"1111": Reserved
 - "1010": Word burst transfer
 - "1011": Double Word burst transfer
 - "1100": Quad Word burst transfer
 - "1101": Octal Word burst transfer

_ Length of burst _ specified by PLB_BE



Address and Data Phases

Example of a Read Transaction (refer to EDK docs for detailed signal descriptions)



Point-to-Point Bus Topology

For configurations with single master and single slave (results in reduced address phase)



© 2007 Xilinx, Inc. All Rights Reserved

Connecting Devices to the PLB

PLBv46 IPIF templates provided for connecting custom peripherals

- There are four PLBv46 IPIF modules available
 - Slave Single
 - Slave Burst
 - Master Single
 - Master Burst
- Automatically generated by create/import peripheral wizard (will cover this later)



Slave Single

Main target use is for register access in the user IP design



- Supports 32-bit address and 32-bit data bus
- Only single Read and Write data transfers are supported
 - No burst transfers



Slave Burst

Main target use is for higher throughput slaves such as memory controllers and bridges



- Supports 32-bit address bus and 32-bit, 64-bit, or 128-bit data bus
- Single Read and Write data transfers, fixed length burst transfers (up to 16 data beats), and cacheline transfers are supported

Master Single

Main target use is for register access in the user IP design



- Supports 32-bit address and 32-bit data bus
- Only single Read and Write data transfers are supported
 - No burst transfers
- Uses reduced LocalLink interface to connect to user IP design



Master Burst

Main target use is for high performance, high data throughput master devices



- Supports 32-bit address bus and 32-bit, 64-bit, or 128-bit data bus
- Single Read and Write data transfers and fixed length burst transfers (up to 16 data beats) can be initiated to slaves of the same or different sizes
- With Master Burst, the User IP reads and writes from the PLB Master via the Xilinx LocalLink Interface Protocol



Outline

- PLB Bus and Interfacing
- XPS Directory Structure
 - XPS Peripheral Device Files
 - IP Delivery in the EDK
 - Create and Import Peripheral Wizard



Peripheral Storage

User peripherals can be located in the project directory or a peripheral repository



- %XILINX_EDK%\EDK\hw\XilinxProcessorIPLib\pcores (PC)

Outline

- PLB Bus and Interfacing
- XPS Directory Structure
- XPS Peripheral Device Files
 - IP Delivery in the EDK
 - Create and Import Peripheral Wizard



XPS Peripheral Device Files



XPS Peripheral Device Files

- Microprocessor Peripheral Definition (MPD)
 - Provides default parameters and options for peripheral device in XPS
- Peripheral Analysis Order (PAO)
 - Contains the list of HDL files that are needed for synthesis and defines the analyze order for compilation
- Black-Box Definition (BBD)
 - Manages the file locations of optimized hardware netlists for the black-box sections of your peripheral design



MPD File

Peripheral Options

_			
	16	BEGIN xps_gpio	^
	17		
	18	## Peripheral Options	
	19	OPTION IPTYPE = PERIPHERAL	
	20	OPTION IMP_NETLIST = TRUE	
	21	OPTION HDL = VHDL	
	22	OPTION LAST_UPDATED = 9.2	
	23	OPTION USAGE_LEVEL = BASE_USER	
	24	OPTION DESC = XPS General Purpose IO	
	25	OPTION LONG_DESC = General Purpose Input/Output (GPIO) core for the PLBV46 bus.	-
	26	OPTION IP_GROUP = General Purpose IO:MICROBLAZE:PPC	
I	27	OPTION ARCH_SUPPORT_MAP = (spartan3=PREFERRED, virtex41x=PREFERRED, virtex4sx=PREFERRED, v	
1	28		

- Select various options
 - HDL Language
 - Supported device architectures
 - Supported processors
 - Provide description



MPD File

Bus Interfaces and Parameters



MPD File

Lists peripheral signal ports that are accessible in XPS

	Buo Signala
90	PORT SI_wrBTe: DUS SIGNAIS h , DIN = 0, BUS = SPLB
91	PORT S1_rdDBus = S1_rdDBus, DIR = O, VEC = [O: (C_SPLB_DWIDTH-1)], BUS = SPLB
92	PORT S1_rdWdAddr = S1_rdWdAddr, DIR = O, VEC = [0:3], BUS = SPLB
93	PORT S1_rdDAck = S1_rdDAck, DIR = O, BUS = SPLB
94	PORT S1_rdComp = S1_rdComp, DIR = O, BUS = SPLB
95	PORT S1_rdBTerm = S1_rdBTerm, DIR = O, BUS = SPLB
96	PORT S1_MBusy = S1_MBusy, DIR = O, VEC = [O:(C_SPLB_NUM_MASTERS-1)], BUS = SPLB
97	PORT S1_MWrErr = S1_MWrErr, DIR = O, VEC = [O: (C_SPLB_NUM_MASTERS-1)], BUS = SPLB
98	PORT S1_MRdErr = S1_MRdErr, DIR = O, VEC = [O: (C_SPLB_NUM_MASTERS-1)], BUS = SPLB
99	PORT SI_MIRQ = S1_MIRQ, DIR = O, VEC = [O: (C_SPLB_NUM_MASTERS-1)], BUS = SPLB
100	PORT IP2INTC Irpt = "", DIR = O SIGIS = INTERRUPT, SENSITIVITY = LEVEL_HIGH, INTERRUPT_PR
101	PORT GPIO_IO = "", DIR = IO, VEC = [0:(C_GPIO_WIDTH-1)], THREE_STATE = TRUE, TRI_I = GPIO_
102	<pre>PORT GPIO_IO_I = "", DIR = I, VEC = [0:(C_GPIO_WIDTH-1)]</pre>
103	PORT GPIO_IO_O = "" $DID = O$ $VEC = [0: (C_GPIO_WIDTH-1)]$
104	PORT GPIO_IO_T = "" User data and [0: (C_GPIO_WIDTH-1)]
105	PORT GPIO_in = "", [:(C_GPIO_WIDTH-1)], PERMIT = BASE_USER, DESC = 'GPIO1
106	PORT GPIO_d_out = " CONTROI SIGNAIS [0: (C_GPIO_WIDTH-1)], PERMIT = BASE_USER, DESC = 'GPI
107	PORT GPIO_t_out = ", DIR - O, VEL - [O: (C_GPIO_WIDTH-1)], PERMIT = BASE_USER, DESC = 'GPI
108	PORT GPIO2_IO = "", DIR = IO, VEC = [O:(C_GPIO_WIDTH-1)], THREE_STATE = TRUE, TRI_I = GPIO



PAO File

Contains a list of HDL files required for synthesis, and defines the analyze order for compilation





BBD File

Manages file locations of optimized hardware netlists for black-box sections of the peripheral design

- The NGC netlists are copied into the project/implementation directory
 - The MPD file should have OPTION STYLE = MIX for the tools to copy the files
- Example of a single file without options:
 - FILES
 - Blackbox.ngc
- Example of multiple file selections without options:
 - FILES
 - blackbox1.ngc, blackbox2.ngc, blackbox3.edn



Example of a BBD File with multiple file selections

C_FAMILY	C_RPM	C_FPU_TYPE	FILES
virtex2	true	full	opb_fpu_full.edf
virtex2	true	lite	opb_fpu_lite.edf
virtex2p	true	full	opb_fpu_full.edf
virtex2p	true	lite	opb_fpu_lite.edf
virtex	false	full	opb_fpu_full_noram32x1d.edf, ram32x1ds.edf
virtex	false	lite	opb_fpu_lite_noram32x1d.edf, ram32x1ds.edf



File Usage

- Three ways to integrate your own IP into XPS:
 - As a black box
 - Synthesized with XST or a third-party synthesis tool
 - Requires MPD and BBD files
 - MPD file should have option style = MIX
 - As a source
 - Synthesized with the rest of the processor system
 - Uses XST
 - Requires MPD and PAO files
 - Mix
 - Uses netlist and source files
 - Requires MPD, PAO, and BBD files
 - MPD file should have option style = MIX



Outline

- PLB Bus and Interfacing
- XPS Directory Structure
- XPS Peripheral Device Files
- IP Delivery in the EDK
 - Create and Import Peripheral Wizard



IP Cores

See IP Catalog or Xilinx web for Complete Listing of free and evaluation IP Cores

- Xilinx has created a wide variety of IP cores:
 - Bus infrastructure cores
 - Busses: PLB, OPB
 - Bridges: PLB2OPB , OPB2PLB
 - Communication: High-Speed
 - 10/100 Ethernet MAC, CAN controller, HDLC Interface, Flexray, MOST, USB2
 - Communication: Low-Speed
 - Serial Peripheral Interface, IIC Interface, UART 16550, UART lite
 - DMA and Counter
 - Fixed interval timer, watchdog timer, central DMA controller
 - Memory Controllers for
 - Block RAM, DDR/DDR2/SDRAM (multi-port available), SRAM/Flash (multi-port available), Compact Flash
 - General Purpose I/O
 - General Purpose I/O (GPIO)
 - Interprocessor Communication
 - Mailbox, MUTEX



IP Core Information

Data sheet provided for each core (right-click on core in IP catalog to access)

- The size of each core is available in the data sheet
- For example, the opb_ethernetlite_v1_01_b data sheet contains the following table:

7 (Table 6: Ethernet Lite MAC Performance and Resource Utilization for Virtex-4 (XC4VLX40-10-ff1148)								
T	Parameter				Device R	esources		funy	
	C_DUPLEX C_RX_PING_ C_TX_PING_ PONG PONG		Slices	Slice Flip- Flops	BRAMS	LUTs	(MHz)		
Ī	1 0 0		367	308	2	528	113		
	1	0	1	471	310	3	606	115	
Ī	1	1	0	449	310	3	563	110	
ſ	1	1	1	439	312	4	610	107	
	0	1	1	511	371	4	769	107	



Processor System Size

- The Processor IP Calculator is an online tool that helps you easily estimate the processor IP core size usage
- www.xilinx.com/ipcenter/ processor_central/ppcip/calc. htm
- Try it out!

Step 1: Select the Processor IP core you plan to use in your processor system. Some cores offer min and max values based on no options selected for core or all options selected for core, respectively. Some cores also offer the ability to select multiple instances of the core.

Step 2: At the bottom of the tool, click on "Calculate Total Logic Cell Count" to determine the approximate number of LUTs in your processor system and the target Virtex-II Pro FPGA.





	MIN	MAX
MicroBlaze Soft Processor	0	
None	0	
Infrastructure IP Cores		
OPB Arbiter & Bus Structure, 2M x 2S	🔘 min	O MAX
OPB Arbiter & Bus Structure, 4M x 4S	🔘 min	🔘 MAX
OPB Arbiter & Bus Structure, 8M x 8S	🔘 min	🔘 MAX
None	\bigcirc	



Outline

- PLB Bus and Interfacing
- XPS Directory Structure
- XPS Peripheral Files
- IP Delivery in the EDK
- Create and Import Peripheral Wizard



Create and Import Peripheral Wizard

- The wizard helps you create your own peripheral and then import it into your design
- The wizard generates the necessary core description files into the user-selected directory
- You can start the wizard after creating a new project or opening an existing project in XPS
- The user peripheral can be imported directly through the wizard by skipping the creation option
 - Ensure that the peripheral complies with Xilinx implementation of the IBM CoreConnect bus architecture standard



Starting the IP Wizard

💠 Create and Import Peripheral Wizard - Welcome





Xilinx Embedded Processing Solutions

Welcome to the Create and Import Peripheral Wizard

This wizard will help you create and import a user peripheral for use in processor systems developed using the EDK.

XILINX"

The Create and Import Peripheral Wizard can be started after creating a project and using Hardware \rightarrow Create or Import Peripheral ... or opening an existing project or using Start \rightarrow Programs \rightarrow Xilinx ISE Design Suite 10.1 \rightarrow EDK \rightarrow Accessories \rightarrow Create and Import Peripheral Wizard



Select the Flow and Directory

Select Create Perip	heral flow	2 Select the target directory – project directory or user repository
Peripheral Flow Indicate if you want to create a new peripheral or import an exis	sting peripheral.	Repository or Project Indicate where you want to store the new peripheral.
This tool will help you create templates for a new EDK compliant pe interface files and directory structures required by EDK will be gener Select flow	ripheral, or help you import an existing rated. w te templates for a new peripheral	A new peripheral can be stored in an EDK repository, or in an XPS project. When stored in a projects.
Create Templates	t existing peripheral xiption will create HDL templates that have th mplement the body of the peripheral.	 To an EDK user repository (Any directory outside of your EDK installation path) Repository:
Implement/Verify	ad an existing .cip settings file (saved	To an XPS project Project: C:\xup\embedded\labs\lab3

The project directory assigned as the target directory will allow the peripheral to be available to the project without importing it. User repository will allow multiple projects to access the same peripheral by importing it in a project



Selecting a Peripheral Name and Bus





Selecting Various Functionalities





Select Software Registers







© 2007 Xilinx, Inc. All Rights Reserved

Select IPIF Signals

Select the IPIF signals available to the user logic

IP Interconnect (IPIC)

8

Select the interface between the logic to be implemented in your peripheral and the IPIF.

Your peripheral will be connected to the PLB (v4.6) interconnect through suitable IPIF master/slave modul interfaces to the IPIF module(s) and other sub-blocks through a set of signals called the IP interconnect (II present, some are pre-selected based on the IPIF services you required, and you can choose other option needs.





Select Optional Bus Functional Model



Generate optional files for simulation using Bus Functional Models (BFM).

The EDK provides a BFM simulation platform to help you simulate your peripheral. Indicate if you want this tool to generate the appropri HDL and Bus Functional Language (BFL) stimulus file for the target bus.



<u>Generate BFM simulation platform for ModelSim-SE or ModelSim-PE</u>

This feature requires that you have accepted the associated IBM license agreement and installed the BFM toolkit. The link below shows how:

BFM Toolkit Installation Instructions



Select Optional Implementations Support

- You can select to generate HDL in Verilog
- You can select to generate project file so you can synthesize using XST and use ISE implementation tools
- You can select to generate software drivers





Generate Peripheral Template



Since the project directory was assigned as the target directory the peripheral will appear in the IP Catalog under **Project Local pcores** folder



Importing a Peripheral

1 Select Import Peripheral flow	2 Identify the Project Directory or Repository
🗢 Create and Import Peripheral Wizard - Peripheral Flow	Import Peripheral - Repository or Project
Peripheral Flow Indicate if you want to create a new peripheral or import an existing peripheral.	Repository or Project Indicate where you want to store the new peripheral.
This tool will help you create templates for a new EDK compliant peripheral, or help you import an existing peripheral into an XPS project or EDK repository. The interface files and directory structures required by EDK will be generated. Select flow Create Templates Implement/Verify Implement/Verify Import to XPS.	A new peripheral can be stored in an EDK repository, or in an XPS project. When stored in an EDK repository, the peripheral can be accessed by multiple XPS projects. To an EDK user repository (Any directory outside of your EDK installation path) Bepository: To an XPS project Project: C:\UP\Markets\Embedded\Workshops\courses\v92Embedded\sp3ekit\slides\HW_design_EDK\ Browge Peripheral will be placed under: C:\Workshops\courses\v92Embedded\sp3ekit\slides\HW_design_EDK\pcores
More Info	More Info

- This step is not needed if the peripheral was created in the current project directory
- Use this step to import peripherals (make a local copy) created in a shared environment



Custom IP Name and Source

3	4
Enter the top entity name and version name	Select HDL Source files
Import Peripheral - Name and Version	Import Peripheral - Source File Types
Name and Version	Source File Types
Indicate the name of your peripheral and if using the EDK peripheral version naming sche	Indicate the types of files that make up your peripheral.
Enter name of the top VHDL entity or Verilog module of your peripheral. Nam <u>e</u> : [cd_ip Use version: 1.00.a Major revision: Minor revision: Hardware/Software compatibility revision: 1 0 1 a 2	Indicate the types of files that make up your peripheral.

- The name of the peripheral must match the top-level entity name or module name
- The user version name is optional

- Source file types can be a combination of HDL sources, netlists, and documentation files
- The top-level HDL must conform to the CoreConnect bus architecture standard

Custom IP HDL and Location

Source Files	e 🛛		Select HDI	source files and libraries	
	10	HDc anays Indicate ti	he HDL analyze order and the	s logical libraries your HDL files are compiled into.	
anguage used to implement your peripheral: VHDL		Use the butto	ns on the right to add and ren	nove files, indicate logical libraries and set the HDL analyze order. New sub-HDL libraries will a	also be in
se data (".mpd) collected during a previous invocation of this tool		Language	Logical Library	HDL Source File Path	
	Browse				
		vnai	proc_common_v2_uu_a	C: Vilinx EDK92 (nw Vilinx Frocessori PLib (pcores (proc_common_v2_ou_a) (nd) (vhd) ps	Ad
to locate your HDL source files and dependent library files		vhd	proc_common_v2_00_a	C: Viliny/EDK92/hw/VilinyProcessor/Eb/pcores/proc_common_v2_00_a/hd/vhd/or	
llee an XST project file (* pri)		vhdi	proc_common_v2_00_a	C: Vilinx/EDK92/hw/Xilinx/rocessor/Eb/pcores/proc_common_v2_00_a/hd/vhd/vd	
		vhdl	proc_common_v2_00_a	C:\Xilinx\EDK92\hw\XilinxProcessorIPLib\pcores\proc_common_v2_00_a\hdl\vhdl\ipi	
This tool will input the HDL file-set and the logical libraries they are compiled into from the appropriate lines in the project file.		vhdl	proc_common_v2_00_a	C:\Xilinx\EDK92\hw\XilinxProcessorlPLib\pcores\proc_common_v2_00_a\hdl\vhdl\ipi	
	Browse	vhdl	proc_common_v2_00_a	C:\Xilinx\EDK92\hw\XilinxProcessorlPLib\pcores\proc_common_v2_00_a\hdl\vhdl\ev	
		vhdl	proc_common_v2_00_a	C:\Xilinx\EDK92\hw\XilinxProcessorlPLib\pcores\proc_common_v2_00_a\hdl\vhdl\di	
		vhdl	proc_common_v2_00_a	C:\linx\EDK92\hw\XilinxProcessorlPLib\pcores\proc_common_v2_00_a\hdl\vhdl\ac	
		vhdl	proc_common_v2_00_a	C:Wilinx\EDK92\hwWilinxProcessorlPLib\pcores\proc_common_v2_00_a\hdl\vhdl\cc	
Use existing <u>P</u> eripheral Analysis Order file (*.pao)		vhdl	proc_common_v2_00_a	C:\Xilinx\EDK92\hw\XilinxProcessorlPLib\pcores\proc_common_v2_00_a\hdl\vhdl\cc	
	Browse	vhdl	proc_common_v2_00_a	C:\Xilinx\EDK92\hw\XilinxProcessorlPLib\pcores\proc_common_v2_00_a\hdl\vhdl\cc	
	DIO <u>M</u> SC	vhdl	proc_common_v2_00_a	C:\%ilinx\EDK92\hw\%ilinxProcessorlPLib\pcores\proc_common_v2_00_a\hdl\vhdl\fa	
		vhdl 💌	plbv46_slave_single_v1_0	C:\Xilinx\EDK92\hw\XilinxProcessorlPLib\pcores\plbv46_slave_single_v1_00_a\hdl\v	
		vhdl 🕑	plbv46_slave_single_v1_0	C:\Xilinx\EDK92\hw\XilinxProcessorIPLib\pcores\plbv46_slave_single_v1_00_a\hdl\v	
rowse to your HDL source and dependent library files (*,vhd, *,vhd, *,v,*,vh) in next step		vhdl 💌	plbv46_slave_single_v1_0	C:\Xilinx\EDK92\hw\XilinxProcessorIPLib\pcores\plbv46_slave_single_v1_00_a\hdl\v	
		vhdl 💉	lcd_ip_v1_00_a	C:\XUP\Markets\Embedded\Workshops\courses\v92Embedded\sp3ekit\solutions\lat	
		ubdl 😪	led in v1.00 a	C\XLIP\Markets\Embedded\Workshons\courses\v92Embedded\sn3ekit\solutions\lat	

- The HDL language can be VHDL, Verilog, or mixed
- Source files can already be in a project
- Source files can be browsed

 Select the libraries and source files in order of dependency, from lowest to highest



Bus Interface

	us interface	8 • Imper SPLB - Part	Verify bus port conne	ctions	5
Bus Interfaces Identify the bus interfaces supported by your peripheral.	×	Define the SPLB	bus interface port(s) for this peripheral.		
	м				
A bus interface is a group of related interface ports distinguished by peripheral or indicate if there is no applicable bus interface.	a bus standard (i.e. PLBv46, DCR, or FSL). Select the bus interface(s) supported by you	The SPLB bus interfa automatically done the	ce is defined by a predefined set of ports and parameters. If your per selections for you. Otherwise indicate the ports that correspond to	ipheral follows t the bus connec	the standard naming conventions, this ctors.
Select bus interface(s)		Bus Interface Port(s):	SPLB		
Processor Local Bus (version 4.6) interface	Fast Simplex Link bus interface	SPLB Bus Conne	ctor Your Port	<u>^</u>	ATTENTION
<u>PLBV46 Master (MPLB)</u>	FSL Master (MFSL)	SPLB_Clk	SPLB_CIK		The Wizard has successfully extra
<u>G</u> enerate burst	FSL Slave (SFSL)	SPLB_Rst	SPLB_Rst		nterface ports for SPLB by applyii naming convention.
PLBV46 Slave (SPLB)		PLB_abort	PLB_abort		
		PLB_ABus	PLB_ABus		
Device Control Register bus interface		PLB_UABus	PLB_UABus		
DCR Slave (SDCR)		PLB_BE	PLB_BE		
		PLB_busLock	PLB_busLock		
		PLB_lockErr	PLB_lockErr		
		PLB_masterID	PLB_masterID	~	
Note					
Xilinx recommends migrating to the new PLB v4.6 bus standard, h prefer. Please indicate below:	owever, the wizard still supports importing the OPB and PLB v3.4 bus interfaces if you				
Enable OPP and PLP u2 4 hus interfacer					
Enable OFB and FLB V3.4 bus intellades					

• If CoreConnect bus architecture naming conventions are followed, the ports are matched; if not, you must assign them

Interrupt Source

9 Define bus interface parameters



💠 Import Peripheral - SPLB : Parameter	🗢 Import Peripheral - Identify Interrupt Signals
SPLB : Parameter Define the SPLB bus interface parameter(s) for this peripheral.	Identify Interrupt Signals Identify the interrupt signals on your peripheral.
The SPLB bus interface is defined by a predefined set of ports and parameters. If your peripheral follows the standard naming conventions, this tool automatically done the selections for you. Otherwise check off the values.	Indicate the attributes of the interrupt signals by checking the interrupt port name on the left and then clicking on the radio buttons to the right. EDK uses information to automatically connect the interrupt ports of your peripheral.
	Icd Interrupt sensitive Ealing edge sensitive Low level sensitive
Parameter determine base address: Parameter determine high address: C_HIGHADDR Mengry Space Base Address Parameter High Address Parameter Cacheable Ad Rem	Bising edge sensitive High level sensitive
	Select interrupting signal source, type (level

- Select interrupting signal source, type (level versus edge), and polarity
- This will be presented only if interrupt present

Attributes

11 Select parameter attributes that require special handling	12 Select port attributes that require special handling
Parameter Attributes Identify the parameters that require special handling. Select the parameter on the left and fill in the attribute values to the right. These attributes help the various tools in EDK to system it is instantiated in.	Port Attributes Identify the ports that require special handling. Select the port on the left and fill in the attribute values to the right. These attributes help the various tools in EDK to integrate this periph is instantiated in.
- List User Parameters only - 💽 Attributes:	List User Ports only - Attributes:
C FAMILY Parameter Name	lod Port Name Iod
	Direction Mode Output
Default Value	Default Connection ""
Delanit Agine	Vector Dimension [0:6]

- The parameters are listed
- View or change the parameter default values
- The changed value is reflected in the MPD file The changed value is reflected in the MPD file
- The ports area is listed
- View or change the parameter default values

Importing Custom IP

- If the netlist and documentation files were selected earlier, the corresponding GUI displays, requesting their locations
- If not, the **Finished** GUI displays
- If the save box is checked, the previously generated files will also be saved

🕈 Import Peripheral - Finish	
	Congratulations!
MA	system just as you instantiate other peripherals. Thank you for using Create and Import Peripheral Wizard! Please find your imported peripheral under C: \XUP\Markets\Embedded\Workshops\courses\v92Embedded\sp3ekit\solutions\lab
	Summary:
	Version : 1.00.a Bus interface(s) : SPLB
	The following sub-directories will be created: - lcd_ip_vl_00_a\data - lcd_ip_vl_00_a\hdl
	- lcd_ip_vl_00_a\hdl\whdl The following HDL source files will be copied into the
1 1	<pre>lcd_ip_vl_00_a\hdl\whdl directory: - user logic.whd</pre>
1	Save previously generated files
More Info	< Back Finish Cancel

XILINX°

The peripheral will appear under the Peripheral or Project Repository folder in the IP Catalog

Knowledge Check

• What is the process for creating a peripheral of custom IP in XPS?

• What is the process for importing a piece of custom IP into XPS?

• If you are using a third-party synthesis tool to compile your IP, what files are required to integrate that IP into XPS?



Answers

- What is the process for creating a peripheral of custom IP in XPS?
 - Start the Create and Import Wizard tool from XPS
 - Select the **Create templates for a new peripheral** option
 - Identify the destination directory location
 - Select the **bus interface**
 - Select functionality and any interrupts
 - Define any software registers and address ranges
 - Add additional signals which the peripheral may be using
 - Generate the files
 - Add user logic in user_logic.vhd



Answers

- What is the process for incorporating a piece of custom IP into XPS?
 - Develop your custom IP by using any combination of HDL, netlist, or libraries
 - Ensure that the top-level file conforms to CoreConnect bus architecture requirements
 - Start the Create and Import Wizard tool from XPS
 - Identify the location of libraries, netlists, and source files in order of dependency
 - Select the bus interface
 - Select the source and any type of interrupt
- If you are using a third-party synthesis tool to compile your IP, what files are required to integrate that IP into XPS?
 - MPD and BBD files



Where Can I Learn More?

- Tool documentation
 - Processor IP Reference Guide
 - Embedded System Tools Guide \rightarrow Create/Import Peripheral Wizard
 - Embedded System Tools Guide → Microprocessor Peripheral Description
 - Embedded System Tools Guide \rightarrow Peripheral Analyze Order
 - Xilinx Drivers
- Support Website
 - EDK Website: www.xilinx.com/edk

